1
Design and implementation of configurable floating-point vector multiplication unit based on FPGA
基于FPGA的可配置浮点向量乘法单元设计实现
No. 9, 2020 : 2762-2765,2771
doi:10.19734/j.issn.1001-3695.2019.04.0141