《计算机应用研究》|Application Research of Computers

数字预失真系统对各种误差的敏感度分析

Error sensitivity in digital predistortion system

免费全文下载 (已被下载 次)  
获取PDF全文
作者 孔潇维,夏威,何子述
机构 1.电子科技大学 电子工程学院,成都 611731;2.中国人民解放军95853部队,北京 100076
统计 摘要被查看 次,已被下载
文章编号 1001-3695(2013)12-3674-04
DOI 10.3969/j.issn.1001-3695.2013.12.040
摘要 大多数数字预失真(DPD)系统都是在各种理想假设条件下进行的理论验证和算法仿真。在真实的硬件系统中由于受到各种误差分量的影响, 仿真环境下所得的补偿效果与性能指标有时很难在实际系统中复现。针对DPD系统中常见的几种误差分量进行分析, 根据其数字域体现建立基带误差模型及数字域DPD仿真系统。通过大量细致的仿真实验, 归纳和分析了各种误差分量对DPD系统的影响, 最终为硬件系统各主要部件设计指标的提出提供了依据并同时降低了后期系统调试的工作量。
关键词 数字预失真系统;量化误差;时延误差;频率误差;相位误差;归一化均方误差;相邻信道功率比
基金项目 四川省科技支撑计划基金资助项目(2010GZ0149)
粤港关键领域重点突破项目(200920523300005)
中央高校基本科研业务费资助项目(ZYGX2010J020)
本文URL http://www.arocmag.com/article/01-2013-12-040.html
英文标题 Error sensitivity in digital predistortion system
作者英文名 KONG Xiao-wei, XIA wei, HE Zi-shu
机构英文名 1. School of Electronic Engineering, University of Electronic Science & Technology of China, Chengdu 611731, China; 2. PLA. 95853, Beijing 100076, China
英文摘要 At present, most of digital predistortion (DPD) systems theory verification and algorithm simulation are based on ideal conditions. Simulation results under ideal conditions are difficult to reproduce in the real system due to the many error components exist in the system. This paper analyzed Several common errors in the DPD system and built the baseband error model according to the expression of error in digital domain. Through a mass of simulation data, the error sensitivity in DPD system was analyzed and concluded. Finally, it proposed the design specifications of main system components and reduced the workload of debug by the simulation.
英文关键词 digital predistortion system; quantization error; time delay error; frequency error; phase error; NMSE; ACPR
参考文献 查看稿件参考文献
  [1] SEVIC J F, STAUDINGER J. Simulation of power amplifier adjacent channel power ratio for digital wireless communication systems[C] // Proc of the 47th IEEE Vehicular Technology Conference. 1997:681-685.
[2] RYLYAKOV A V, SCHOW C L, LEE B G, et al. Transmitter predistortion for simultaneous improvements in bit rate, sensitivity, jitter, and power efficiency in 20Gb/s CMOS-driven VCSEL links[J] . Lightwave Technology, 2012, 30 (4):399-405.
[3] PRESTI C D, KIMBALL D F, ASBECK P M. Closed-loop digital predistortion system with fast real-time adaptation applied to a handset WCDMA PA module[J] . IEEE Trans on Microwave Theory and Techniques, 2012, 60(3):604-618.
[4] NAGATA Y. Linear amplification technique for digital mobile communications[C] //Proc of IEEE Vehicular Technology Conference. 1989:159-164
[5] STAPLETON S P, KANDOLA G S, CAVERS J K. Simulation and analysis of an adaptive predistorter utilizing a complex spectral convolution[J] . IEEE Trans on Vehicular Technology, 1992, 41(4):387-394.
[6] CAVERS J K. New methods for adaptation of quadrature modulators and demodulators in amplifier linearization circuits[J] . IEEE Trans on Vehicular Technology, 1997, 46(3):707-716.
[7] DING L, ZHOU G T, MORGAN D R, et al. A robust digital baseband predistorter constructed using memory polynomials[J] . IEEE Trans on Communications, 2004, 52(1):159-165.
[8] GILABERT P L, CESARI A, MONTORO G, et al. Multi-lookup table FPGA implementation of an adaptive digital predistorter for linearizing RF power amplifiers with memory effects[J] . IEEE Trans on Microwave Theory and Techniques, 2008, 56(2):372-384.
[9] LEE Y S, LEE M W, JEONG Y H. A wideband analog predistortion power amplifier with multi-branch nonlinear path for memory effect compensation[J] . Microwave and Wireless Components Letters, 2009, 19(7):476-478.
[10] KIM J, KONSTANTINOU K. Digital predistortion of wideband signals based on power amplifier model with memory[J] . Electronics Letters, 2001, 37(23):1417-1418.
[11] CHEONG M Y, WERNER S, BRUNO M J, et al. Adaptive piecewise linear predistorters for nonlinear power amplifiers with memory[J] . IEEE Trans on Circuits and Systems I:Regular Papers, 2012, 59(7):1519-1532.
[12] WIDROW B, KOLLR I. Quantization noise in digital computation, signal processing, control, and communications[M] . Cambridge, UK:Cambridge University Press, 2008.
[13] 程佩青. 数字信号处理教程[M] . 北京:清华大学出版社, 1995.
[14] POLLET T, MOENECLAEY M, JEANCLAUDE I, et al. Effect of carrier phase jitter on single-carrier and multi-carrier QAM systems[C] //Proc of IEEE Communications Conference. 1995:1046-1050.
[15] OPPENHEIM A V, WILLSKY A S. Signal and systems[M] . Upper Saddle River, NJ:Prentice-Hall Inc. , 1997.
[16] HAMMI O, YOUNES M, VASSILAKIS B, et al. Digital predistorters sensitivity to delay alignment resolution[C] //Proc of IEEE Radio and Wireless Symposinm. 2009:606-609.
[17] BANELLI P. Error sensitivity in adaptive predistortion systems[C] // Proc of Global Telecommunications Conference. 1999:883-888.
[18] MINGLU J, SOOYOUNG K, AHN D, et al. A fast LUT predistorter for power amplifier in OFDM systems[C] //Proc of IEEE Personal, Indoor and Mobile Radio Communications. 2003:1894-1897.
[19] LIN Wei-ming, TENG Kuang-fu, LIU Shen-luan. A delay-locked loop with digital background calibration[C] //Proc of IEEE Solid-State Circuits Conference. 2009:317-320.
[20] LI Hao, KWON D H, CHEN De-ming, et al. A fast digital predistortion algorithm for radio-frequency power amplifier linearization with loop delay compensation[J] . IEEE Journal of Selected Topics in Signal Processing, 2009, 3(3):374-383.
收稿日期
修回日期
页码 3674-3677,3681
中图分类号 TP391
文献标志码 A