《计算机应用研究》|Application Research of Computers

高性能交换结构综述

Survey on high performance switching architecture

免费全文下载 (已被下载 次)  
获取PDF全文
作者 周志强,徐展琦,张晓磊,杨帆,丁喆
机构 1.武汉烽火通信科技有限公司 光网络部,武汉 430073;2.西安电子科技大学ISN国家重点实验室,西安 710071
统计 摘要被查看 次,已被下载
文章编号 1001-3695(2015)04-0961-06
DOI 10.3969/j.issn.1001-3695.2015.04.001
摘要 简述交换结构分类,从交换体系结构、调度算法和QoS保证等方面分别介绍了当前研究较多的单级、多级和多平面多级等多种交换网络,并简述这些交换网络的关键要素和研究结果,对比它们的实现复杂度、可扩展性、吞吐率、QoS保证等,指出高速交换结构发展中值得研究的若干问题,为进一步研究高速交换结构提供参考。
关键词 交换结构;QoS保证;调度算法;可扩展;Clos网络;多平面多级分组交换
基金项目 国家重大科技成果转化资助项目
国家预研基金资助项目(41001080201)
国家“863”计划资助项目(2012AA01A505)
本文URL http://www.arocmag.com/article/01-2015-04-001.html
英文标题 Survey on high performance switching architecture
作者英文名 ZHOU Zhi-qiang, XU Zhan-qi, ZHANG Xiao-lei, YANG Fan, DING Zhe
机构英文名 1. Optical Network Dept. , FiberHome Telecommunication Technologies Co. LTD. , Wuhan 430073, China; 2. State Key Laboratory of ISN, Xidian University, Xian 710071, China
英文摘要 This paper reviewed the taxonomy of switching fabrics, and introduced the single-stage, multi-stage and multi-plane multi-stage switching fabrics studied widely nowadays from the aspects of the switching architecture, scheduling algorithms and QoS guarantee. It reviewed the key elements and results of these switching fabrics, and compared them on the aspects of the implementation complexity, scalability, throughput, QoS guarantee. It also presented some issues to be addressed in the development of high-speed switching fabrics. The efforts made in this paper can provide the reference for studying the high-speed switching fabrics further.
英文关键词 switching fabric; quality of service(QoS) guarantee; scheduling algorithm; scalability; Clos network; multi-plane multi-stage switching
参考文献 查看稿件参考文献
  [1] CHAO H J, PARK J S, ARTAN S, et al. TrueWay:a highly scalable multi-plane multi-stage buffered packet switch[C] //Proc of IEEE Workshop on High Performance Switching and Routing. 2005:246-253.
[2] 杨君刚. 高速多级分组交换网络若干关键技术的研究[D] . 西安:西安电子科技大学, 2008.
[3] DEMERS A, KESHAV S, SHENKAR S. Analysis and simulation of a fair queueing algorithm[J] . ACM SIGCOMM Computer Communication Review, 1989, 19(4):1-12.
[4] SHREEDHAR M, VARGHESE G. Efficient fair queuing using deficit round robin[J] . IEEE/ACM Trans on Networking, 1996, 4(3):375-385.
[5] PAN Deng, YANG Yuan-yuan. Credit based fair scheduling for pac-ket switched networks[C] //Proc of IEEE INFOCOM. 2005:843-854.
[6] ANDERSON T, OWICKI S, SAXE J, et al. High-speed switch scheduling for local area networks[J] . ACM Trans on Computer Systems, 1993, 11(4):319-352.
[7] McKEOWN N. The iSLIP scheduling algorithm for input-queued switches[J] . IEEE/ACM Trans on Networking, 1999, 7(2):188-201.
[8] CHAO H J. Saturn:a terabit packet switch using dual round-robin[C] //Proc of Global Telecommunications Conference. 2000:487-495.
[9] KAROL M, HLUCHYJ M. Queuing in high-performance packet switching[J] . IEEE Journal on Selected Areas in Communications, 1988, 6(9):1587-1597.
[10] HOPCROFT J, KARP R. An n5/2 algorithm for maximum matchings in bipartite graphs[J] . SIAM Journal of Computing, 1973, 2(4):225-231.
[11] TARJAN R. Data structures and network algorithms[M] . [S. l. ] :Society for Industrial and Applied Mathematics, 1983.
[12] DAI J G, PRABHAKAR B. The throughput of data switches with and without speedup[C] // Proc of IEEE INFOCOM. 2000:556-564.
[13] PAN Deng, YANG Yuan-yuan. Pipelined two step iterative matching algorithms for CIOQ crossbar switches[C] // Proc of ACM Symposium on Architecture for Networking and Communications Systems. New York:ACM Press, 2005:41-50.
[14] STOICA I, ZHANG Hui. Exact emulation of an output queueing switch by a combined input output queueing switch[C] //Proc of the 6th International Workshop on Quality of Service. 1998:218-224.
[15] CHUANG S T, GOEL A, McKEOWN N, et al. Matching output queueing with a combined input output queued switch[C] //Proc of IEEE INFOCOM. 1999:1169-1178.
[16] ROJAS-CESSA R, OKI E, JING Zhi-gang, et al. CIXB-1:combined input-one-cell-crosspoint buffered switch[C] //Proc of IEEE Workshop on High Performance Switching and Routing. 2001:324-329.
[17] ROJAS-CESSA R, OKI E, CHAO H J. CIXOB-k:combined input-crosspoint-output buffered packet switch[C] //Proc of IEEE Global Telecommunications Conference. 2001:2654-2660.
[18] KORNAROS G. BCB:a buffered crossbar switch fabric utilizing shared memory[C] //Proc of the 9th IEEE EUROMICRO Conference on Digital System Design:Architectures, Methods and Tools. 2006:180-188.
[19] MHAMDI L, HAMDI M. MCBF:a high-performance scheduling algorithm for buffered crossbar switches[J] . IEEE Communications Letters, 2003, 7(9):451-453.
[20] ZHANG Xiao, BHUYAN L. An efficient scheduling algorithm for combined-input-crosspoint-queued (CICQ) switches[C] //Proc of IEEE Global Telecommunications Conference. 2004:1168-1173.
[21] HE Si-min, SUN Shu-tao, GUAN Hong-tao, et al. On guaranteed smooth switching for buffered crossbar switches[J] . IEEE/ACM Trans on Networking, 2008, 16(3):718-731.
[22] DALLY W J. Scalable switching fabrics for Internet routers[EB/OL] . (2012-10-12)[2014-06-20] . http://www. avici. com/technology/whitepapers/.
[23] TeraPlex. Architecture overview[EB/OL] . (2013-12-20)[2014-06-20] . http://www. pluris. com/technology/whitepapers/.
[24] Cisco. T640 routing node and TX matrix platform:architecture, CRS-1[R] . 2005.
[25] Cisco. Next generation networks and the Cisco carrier routing system[R] . 2005.
[26] LEE L L, FILHO A J C. D-ARM:a new proposal for multi-dimensional interconnection networks[J] . ACM SIGCOMM Computer Communication Review, 2001, 31(1):33-58.
[27] 王洪玉, 董秀国. 全互连立方体网络在并行处理系统中的应用[J] . 计算机研究与发展, 2001, 38(5):609-615.
[28] 管剑波, 孙志刚, 卢锡城. 使用多级交换网络进行高性能路由器设计[J] . 计算机研究与发展, 2005, 42(6):965-970.
[29] 顾华玺. 直连网络关键技术的研究[D] . 西安:西安电子科技大学, 2005.
[30] CHANG Cheng-shang, LEE Duan-shin, JOU Yi-shean. Load balanced Birkhoff-Von Neumann switches, part I:one-stage buffering[J] . Computer Communications, 2002, 25(6):611-622.
[31] CHANG Cheng-shang, LEE Duan-shin, LIEN C M. Load balanced Birkhoff-Von Neumann switches, part Ⅱ:multi-stage buffering[J] . Computer Communications, 2002, 25(6):623-634.
[32] SHEN Yan-ming, JIANG Shi, PANWAR S S, et al. Byte-focal:a practical load-balanced switch[C] //Proc of IEEE Workshop on High Performance Switching and Routing. 2005:6-12.
[33] WANG Xiao-lin, CAI Yan, XIAO Sheng, et al. A three-stage load-balancing switch[C] // Proc of IEEE INFOCOM. 2008:1993-2001.
[34] KESLASSY I. The load-balanced router[D] . Stanford:Stanford University, 2004.
[35] KESLASSY I, CHUANG S T, YU K, et al. Scaling Internet routers using optics[C] //Proc of ACM Conference on Applications, Techno-logies, Architectures, and Protocols for Computer Communications. 2003:189-200.
[36] JARAMILLO J J, MILAN F, SRIKANT R. Padded frames:a novel algorithm for stable scheduling in load-balanced switches[J] . IEEE/ACM Trans on Networking, 2008, 16(5):1212-1225.
[37] YU Chao-lin, CHANG Cheng-shang, LEE Duan-shin. CR switch:a load-balanced switch with contention and reservation[J] . IEEE/ACM Trans on Networking, 2009, 17(5):1659-1671.
[38] IYER S, MCKEOWN N W. Making parallel packet switches practical[C] // Proc of IEEE INFOCOM. 2001:1680-1687.
[39] ASLAM A, CHRISTENSEN K J. A parallel packet switch with multiplexors containing virtual input queues[J] . Computer Communications, 2004, 27(13):1248-1263.
[40] ZHONG Hak-han, XU Du, ZHU Zhen-yu. A parallel packet switch supporting variable-length packets[C] // Proc of IEEE International Conference on Communications, Circuits and Systems. 2005:613-617.
[41] LEE H I, SEO S W. Matching output queueing with a multiple input/output-queued switch[J] . IEEE/ACM Trans on Networking, 2006, 14(1):121-132.
[42] SHI L, XIA Gao, LIU Bin. Performance guarantees for flow-mapping parallel packet switch[C] //Proc of IEEE International Conference on Performance, Computing, and Communications. 2007:109-116.
[43] YANG Fan, WANG Zhen-kai, CHEN Jian-ya, et al. A parallel packet switch supporting differentiated QoS based on weighted layer assignment[C] //Proc of the 5th IEEE International Conference on Wireless Communications, Networking and Mobile Computing. 2009:1-4.
[44] SUN Zhuo, KARIMI M, PAN Deng, et al. Buffered crossbar based parallel packet switch[C] //Proc of Global Telecommunications Conference. 2010:1-5.
[45] JIN Hao, PAN Deng, PISSINOU N. Parallel packet switch without segmentation-and-reassembly[C] // Proc of Global Telecommunications Conference. 2011:1-5.
[46] LI Xin, ZHOU Zhen, HAMDI M. Space-memory-memory architecture for Clos-network packet switches[C] //Proc of IEEE International Conference on Communications. 2005:1031-1035.
[47] CHIUSSI F M, KNEUER J G, KUMAR V P. Low-cost scalable switching solutions for broadband networking:the ATLANTA architecture and chipset[J] . IEEE Communications Magazine, 1997, 35(12):44-53.
[48] OKI E, JING Zhi-gang, ROJAS-CESSA R, et al. Concurrent round-robin-based dispatching schemes for Clos-network switches[J] . IEEE/ACM Trans on Networking, 2002, 10(6):830-844. [49] ROJAS-CESSA R, OKI E, CHAO H J. Maximum weight matching dispatching scheme in buffered Clos-network packet switches[C] //Proc of IEEE International Conference on Communications. 2004:1075-1079.
[50] KAROL M J, HLUCHYJ M G, MORGAN S P. Input versus output queueing on a space-division packet switch[J] . IEEE Trans on Communications, 1987, 35(12):1347-1356.
[51] CHAO H J, JING Zhi-gang, LIEW S Y. Matching algorithms for three-stage bufferless Clos network switches[J] . IEEE Communications Magazine, 2003, 41(10):46-54.
[52] CHAO H J, LIU Bing. High performance switches and routers[M] . [S. l. ] :Wiley Publisher, 2007.
[53] LIN Chuan-bi, ROJAS-CESSA R. Frame occupancy-based dispatching schemes for buffered three-stage Clos-network switches[C] // Proc of the 13th IEEE International Conference on Networks. 2005:354-362.
[54] CHAO H J, PARK J. Flow control in a multi-plane multi-stage buffered packet switch[C] //Proc of IEEE Workshop on High Performance Switching and Routing. 2007:1-6.
[55] 夏羽. 高性能大容量多级交换结构与调度算法研究[D] . 成都:西南交通大学, 2012.
[56] TAUBENBLATT M A. Optical interconnects for high-performance computing[J] . Journal of Lightwave Technology, 2012, 30(4):448-457.
[57] GRIPP J, SIMSARIAN J E, LeGRANGE J D, et al. Architectures, components, and subsystems for future optical packet switches[J] . IEEE Journal of Selected Topics in Quantum Electronics, 2010, 16(5):1394-1404.
[58] HARAI H. Optical packet and circuit integrated networks and SDN extension[C] //Proc of the 39th European Conference and Exhibition on Optical Communication. 2013:1-3.
[59] KACHRIS C, TOMKOS I. A survey on optical interconnects for data centers[J] . IEEE Communications Surveys & Tutorials, 2012, 14(4):1021-1036.
收稿日期 2014/6/26
修回日期 2014/9/26
页码 961-966,971
中图分类号 TP393.02
文献标志码 A